Recent Articles

How To Deploy an ActiveX Control as Cab file.

Background

ActiveX controls are small program building blocks that can be used to create distributed applications that work over the Internet through web browsers. Examples include customized applications for gathering data, viewing certain kinds of files, and displaying animation. An ActiveX control would exactly work like a windows control without any post backs and will give a windows application feel to your web page.

Tips and Tricks in Verilog

Verilog’s “and” and “or” operators.


wire [7:0] this_bus;
// these 2 statements are equivalent
wire this_bus_is_all_1s = (this_bus==8'hFF);
wire this_bus_is_all_1s = &this_bus;
// these 2 statements are equivalent
wire this_bus_is_all_0s = (this_bus==8'h00);
wire this_bus_is_all_0s = ~|this_bus;
// these 2 statements are equivalent
wire this_bus_is_non_0 = (this_bus!=8'h00);

FPGA Programming for a Beginner Part – III: Synthesis, Analyze and Configure

In continuation to my previous articles this article will primarily focus on the final steps in the FPGA design flow. We already know how important is to create test bench and validate affront. Today we will see what we do next after a Verilog Design entry is created and synthesized.
Previous:- FPGA programming for a beginner. Part– II: Test, Debug and Verify

Design Flow Overview

Refer to the diagram in my previous article for the Design flow . In the earlier articles we have simulated. Verilog models for different inputs and in that way we have more or less validated its functionality. This is what is called Functional

DSP or FPGA – 5 parameters to make a choice.

For the last few years what we have observed is the increasing attraction of FPGA for signal processing engines and there are systems in the market that employs a FPGA in conjunction with a processor chip on standalone systems. Now days during the architecture phase of a project, system designers always face this common question: what is best choice for the system a DSP or a FPGA?

Common questions and answers in C/C++ -Part 1

1. What is a null pointer?

When referring to computer memory, a null pointer is a command used to direct a software program or operating system to an empty location in the computer memory. Commonly, the null pointer is used to denote the end of a memory search or processing event. In computer programming, a null pointer is a pointer that does not point to any object or function

FPGA programming for a beginner. Part– II: Test, Debug and Verify

This is second part of my series on FPGA programming for a beginner.
Previous:- FPGA programming for a beginner. Part - I Introduction
Assuming that from my first article you are now familiar with what FPGA is and somewhat familiar with digital circuit design and electronic design automation (EDA) tools; let’s focus on Test and Verification step in this article.

5 Common Mistakes Beginners make with Pointers in C

1. Pointers without Memory and Zero Pointer Reference

It is difficult to believe but I have found that a lot of beginners try to use pointers without allocating memory to it.One of the easiest ways to create a pointer bug is to try to reference the value of a pointer even though the pointer is uninitialized and does not yet point to a valid address. For example:

Signal Sampling and Aliasing by examples

In the world of digital signal processing we all know about the fact that for analyzing the signal in a digital processor we need the signal to be in digital form i.e. sequence of numbers. The digitization process comprises of 2 steps

  • Sampling
  • Quantization
    • By sampling a signal we are attempting to represent the time dependence of the signal by a discrete set of samples or in other words are the measurement at discretely spaced time intervals.

Featured Video

See video

Now that you're familiar with some FPGA concepts, this video should help. I go into a little more detail about *what* exactly you are doing and how it is different when it comes to hardware design versus what you might be used to when writing program code. There are many differences such as assignment, registers, wires, logic modules, etc. These begin to be explained here so that you will understand on a physical level what is happening and what software constructs are available to you.

See video

In this video I give an introduction to FPGA programming from the perspective of an existing software engineer. If you are looking to get into FPGAs using Verilog or another HDL and have no idea how to go about it, this is the place to start. This video details what this series is about, what equipment you'll need in order to follow along, and gives an introduction to FPGA-based design for software engineers.

Recent Comments

WootoTeap (not verified) commented on Signal Sampling and Aliasing by examples

Hi all acheter cialis...

2 days 22 hours ago
WootoTeap (not verified) commented on Asynchronous Logic in a Synchronous State Machine in FPGA Design

Hi all acheter cialis...

2 days 22 hours ago
Adocokzosse (not verified) commented on Signal Sampling and Aliasing by examples

Hi all acheter cialis...

3 days 5 hours ago
Adocokzosse (not verified) commented on Asynchronous Logic in a Synchronous State Machine in FPGA Design

Hi all acheter cialis...

3 days 6 hours ago
aLuannYuriy (not verified) commented on Secure Login

He should have a boy, whose title will be Daniel, who could go to Powerful Class, and most likely turn out to be a...

4 days 15 hours ago
Henderson27Tabatha (not verified) commented on Signal Sampling and Aliasing by examples

Don't you acknowledge that it is high time to get the ...

1 week 21 hours ago
jAnetteVeronicat (not verified) commented on Asynchronous Logic in a Synchronous State Machine in FPGA Design

questioned Mrs Duncan. the slow cooker just got handy the Union-house on Sunday day 'a b'lieve, and 'tis guessed...

1 week 2 days ago
rPerryLoraleef (not verified) commented on Where to use Volatile variables?

He moved in to a dense mask of rhododendrons, and found himself in union discovered in a trap. I haven't the honour...

2 weeks 5 days ago